简体版 繁體版 English 한국어
登録 ログイン

memory wordの例文

例文モバイル版携帯版

  • The associative memory stores both the address and content of the memory word.
  • An unaligned store is completed by storing the modified memory words back to memory.
  • This represented an attempt to take advantage of typical sequential fetching of memory words.
  • The first step is to load the upper and lower memory words into separate registers.
  • Memory word recognition also improved significantly.
  • The data is transferred among processors frequently in amounts of one or a few memory words.
  • The peripheral processors had 4096 bytes of 12-bit memory words and an 18-bit accumulator register.
  • The retrieved memory word was then available in the G register for AGC access during timing pulses 7 through 10.
  • The core memory had one parity bit on each digit for error checking, resulting in 60 bits per memory word.
  • Similarly, store-high and store-low instructions store the appropriate bytes in the higher and lower memory words respectively.
  • The second step is to extract or modify the memory words using special low / high instructions similar to the MIPS instructions.
  • If the AGC changed the memory word in the G register, the changed word was written back to memory after timing pulse 10.
  • The lower 15 bits of each memory word held AGC instructions or data, with each word being protected by a 16th odd parity bit.
  • The GPUs did not support direct access to the graphics memory, although a special command was provided to aid in implementing access to individual memory words.
  • If the highest and lowest bytes in a datum are not within the same memory word the computer must split the datum access into multiple memory accesses.
  • This bit was set to 1 or 0 by a parity generator circuit so a count of the 1s in each memory word would always produce an odd number.
  • After a memory word is fetched, the memory is typically inaccessible for an extended period of time while the sense amplifiers are charged for access of the next cell.
  • One unaligned load instruction gets the bytes from the memory word with the lowest byte address and another gets the bytes from the memory word with the highest byte address.
  • One unaligned load instruction gets the bytes from the memory word with the lowest byte address and another gets the bytes from the memory word with the highest byte address.
  • Finally, assume that registers $ 30 and $ 31 hold the same value, and thus all the loads and stores in the snippet access the same memory word.
  • もっと例文:  1  2